

Notice of References Cited	Application/Control No. 09/874,027	Applicant(s)/Patent Under Reexamination DANCEA, IOAN	
	Examiner Fred Ferris	Art Unit 2128	Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-6,091,892 A	07-2000	Xue et al.	716/12
	B	US-5,963,048 A	10-1999	Harrison et al.	326/39
	C	US-6,662,323 B1	12-2003	Ashar et al.	714/724
	D	US-6,298,472 B1	10-2001	Phillips et al.	716/18
	E	US-6,480,023 B1	11-2002	Kaviani, Alireza S.	326/38
	F	US-6,754,686 B1	06-2004	Kaviani, Alireza S.	708/232
	G	US-6,791,355 B2	09-2004	Vergnes, Alain	326/41
	H	US-5,309,046 A	05-1994	Steele, Randy C.	326/39
	I	US-6,212,670 B1	04-2001	Kaviani, Alireza S.	716/17
	J	US-6,034,546 A	03-2000	Jones et al.	326/39
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	"Hybrid Product Term and LUT Based Architectures Using Embedded Memory Blocks", F. Heile, FPGA '99, ACM 1-58113-088 0/99/02, ACM 1999
	V	
	W	
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.